A re-evaluation of the practicality of floating-point operations on FPGAs

@article{Ligon1998ARO,
  title={A re-evaluation of the practicality of floating-point operations on FPGAs},
  author={W. Ligon and S. McMillan and G. Monn and Kevin Schoonover and Fred Stivers and K. Underwood},
  journal={Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251)},
  year={1998},
  pages={206-215}
}
  • W. Ligon, S. McMillan, +3 authors K. Underwood
  • Published 1998
  • Computer Science
  • Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251)
The use of reconfigurable hardware to perform high precision operations such as IEEE floating point operations has been limited in the past by FPGA resources. We discuss the implementation of IEEE single precision floating-point multiplication and addition. Then, we assess the practical implications of using these operations in the Xilinx 4000 series FPGAs considering densities available now and scheduled for the near future. For each operation, we present space requirements and performance… Expand
Floating-Point Matrix Product on FPGA
Parameterised floating-point arithmetic on FPGAs
  • A. Jaenicke, W. Luk
  • Computer Science
  • 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221)
  • 2001
A Survey on Design and Implementation of Floating Point Adder in FPGA
An FPGA-specific approach to floating-point accumulation and sum-of-products
Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance
  • K. Underwood, K. Hemmert
  • Computer Science
  • 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
  • 2004
Double precision floating-point arithmetic on FPGAs
  • S. Paschalakis, Peter Lee
  • Computer Science
  • Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)
  • 2003
Using floating-point arithmetic on FPGAs to accelerate scientific N-Body simulations
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 10 REFERENCES
Implementation of IEEE single precision floating point addition and multiplication on FPGAs
Field programmable gate arrays and floating point arithmetic
Quantitative analysis of floating point arithmetic on FPGA based custom computing machines
Mixing fixed and reconfigurable logic for array processing
Ieee standard for binary floating-point arithmetic
"J."
and W
  • H. Johnson, \Imple- mentation of IEEE single precision oating point addition and multiplication on FPGAs," in Pro- ceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 107{116
  • 1996
and P
  • Athanas, \Quantita- tive analysis of oating point arithmetic on FPGA based custom computing machines," in Proceed- ings of the IEEE Symposium on FPGAs for Cus- tom Computing Machines, pp. 155{162
  • 1995
Athanas, \Quantitative analysis of oating point arithmetic on FPGA based custom computing machines
  • Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
  • 1995
\Field programmable gate arrays and oating point arithmetic
  • IEEE Transactions on VLSI
  • 1994