A predictive synchronizer for periodic clock domains

@article{Frank2006APS,
  title={A predictive synchronizer for periodic clock domains},
  author={Uri Frank and Tsachy Kapschitz and Ran Ginosar},
  journal={Formal Methods in System Design},
  year={2006},
  volume={28},
  pages={171-186}
}
An adaptive predictive clock synchronizer for systems on chip incorporating multiple clock domains is presented. The synchronizer takes advantage of the periodic nature of clocks in order to predict potential conflicts in advance, and to conditionally employ an input sampling delay to avoid such conflicts. The result is conflict-free synchronization with maximal throughput and minimal latency. The adaptive predictive synchronizer adjusts automatically to a wide range of clock frequencies… CONTINUE READING
BETA

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 24 CITATIONS

StarSync: An extendable standard-cell mesochronous synchronizer

VIEW 6 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Gradual Synchronization

  • 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2015
VIEW 1 EXCERPT
CITES METHODS

Eleven Ways to Boost Your Synchronizer

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2015
VIEW 1 EXCERPT
CITES BACKGROUND

Effect of Dynamic Frequency Scaling on Interface Design for Rationally-Related Multi-clocked Systems

  • 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

Network-on-Chip Synchronization

VIEW 1 EXCERPT
CITES BACKGROUND

Predictive synchronization for DVFS-enabled multi-processor systems

  • Fifteenth International Symposium on Quality Electronic Design
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

MTBF Estimation in Coherent Clock Domains

  • 2013 IEEE 19th International Symposium on Asynchronous Circuits and Systems
  • 2013
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 17 REFERENCES

Digital systems engineering

VIEW 7 EXCERPTS
HIGHLY INFLUENTIAL

Efficient self-timed interfaces for crossing clock domains

  • Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.
  • 2003
VIEW 1 EXCERPT

Fourteen ways to fool your synchronizer

  • Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.
  • 2003
VIEW 1 EXCERPT

Timing measurements of synchronization circuits

  • Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings.
  • 2003
VIEW 2 EXCERPTS

Apparatus for fast logic transfer of data across asynchronous clock domains

J. Gandhi
  • USA Patent 6,172,540,
  • 2001
VIEW 1 EXCERPT

Robust interfaces for mixed-timing systems with application to latency-insensitive protocols

  • Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232)
  • 2001
VIEW 1 EXCERPT