A power-optimal repeater insertion methodology for global interconnects in nanometer designs

  title={A power-optimal repeater insertion methodology for global interconnects in nanometer designs},
  author={Kaustav Banerjee and Amit Mehrotra},
  journal={IEEE Transactions on Electron Devices},
This paper addresses the problem of power dissipation during the buffer insertion phase of interconnect performance optimization. It is shown that the interconnect delay is actually very shallow with respect to both the repeater size and separation close to the minimum point. A methodology is developed to calculate the repeater size and interconnect length which minimizes the total interconnect power dissipation for any given delay penalty. This methodology is used to calculate the power… Expand

Figures and Tables from this paper

Power Optimization In A Repeater-Inserted Interconnect Via Geometric Programming
  • W. Cheung, N. Wong
  • Engineering, Computer Science
  • ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design
  • 2006
It is shown that the power dissipation per unit length can be reduced by over 30% when the timing constraint is relaxed by 5% and the optimum number of repeaters is always given as an integer in the design flow. Expand
Global interconnect optimization with simultaneous macrocell placement and repeater insertion
  • Yuantao Peng, Xun Liu
  • Engineering, Computer Science
  • IEEE International SOC Conference, 2004. Proceedings.
  • 2004
The macro-model is able to estimate the power dissipation of global interconnects with optimal repeater insertion using the wire length, timing budget, repeater location deviation, and signal activity, and can be used to guide the placement procedure, resulting in high-quality designs. Expand
Low-Power Repeater Insertion for Global Interconnects
A novel low-power repeater insertion scheme under both timing and signal slew rate constraints is presented, able to capture both delay and slew rate information, resulting in high quality interconnect designs. Expand
Optimization of global interconnects in high performance VLSI circuits
  • Min Tang, J. Mao
  • Engineering, Computer Science
  • 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
  • 2006
A novel methodology of global interconnect optimization for high performance integrated circuits, where the silicon area and wireability of chip are taken into account, and the delay-power-area product is introduced as another FOM to optimize the global interConnects. Expand
Optimization technique for flip-flop inserted global interconnect
  • J. Xu, A. Roy, M. Chowdhury
  • Engineering, Computer Science
  • 2008 IEEE International Symposium on Circuits and Systems
  • 2008
An in-depth analysis of the dependencies of the reliability (in terms of bit error rate (BER) and the power consumption of wire pipelining scheme on the number of inserted flip-flops and the size of repeaters is presented. Expand
An analysis of interconnect delay minimization by low-voltage repeater insertion
Analytical models show that voltage-scaling decreases power dissipation and the optimum number of repeaters required for delay minimization in long interconnects and is in good agreement with SPICE extracted results. Expand
A novel interconnect-optimal repeater insertion model with target delay constraint in 65 nm CMOS
The computed results of the intermediate and global lines show that the proposed model can significantly reduce area and power of interconnected lines, and the better performance will be achieved with the longer line. Expand
A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation
This paper addresses the critical problem of global wire optimization for nanometer scale very large scale integration technologies, and elucidates the impact of such optimization on powerExpand
A probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations
  • V. Wason, K. Banerjee
  • Engineering, Computer Science
  • ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005.
  • 2005
It has been shown that due to variations, significantly higher penalties in delay are needed to operate at power levels similar to those under no variations, and the percentage savings in total power for a given penalty indelay are shown to improve with increasing amount of parameter variations. Expand
Optimal wire sizing of buffered global interconnects
Purpose – This paper aims to obtain the optimal wire sizing of buffered global interconnects and to investigate the impact of weight factor on the optimized system performance for various technologyExpand


Repeater design to reduce delay and power in resistive interconnect
  • V. Adler, E. Friedman
  • Engineering
  • Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97
  • 1997
In large chips, the propagation delay of the data and clock signals is limited due to long resistive interconnect. The insertion of repeaters alleviates the quadratic increase in propagation delayExpand
A practical approach to DSM repeater insertion: satisfying delay constraints while minimizing area and power
Repeaters are now widely used to increase the performance of long on-chip interconnections in CMOS VLSI. Significantly high power consumption and area overhead due to optimal repeater insertion willExpand
Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling
  • K. Banerjee, A. Mehrotra
  • Engineering
  • 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)
  • 2001
This paper introduces an accurate analysis of on-chip inductance effects for distributed RLC interconnects that takes the effect of both the series resistance and the output parasitic capacitance ofExpand
An efficient technique for device and interconnect optimization in deep submicron designs
This paper proposes an efficient algorithm based on the extended local refinement operation to compute lower and upper bounds of the exact solution to the general CH-posynomial program, and reveals the general dominance property. Expand
Analysis of on-chip inductance effects for distributed RLC interconnects
  • K. Banerjee, A. Mehrotra
  • Engineering, Computer Science
  • IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
  • 2002
An accurate analysis of on-chip inductance effects for distributed RLC interconnects that takes the effect of both the series resistance and the output parasitic capacitance of the driver into account is introduced. Expand
On thermal effects in deep sub-micron VLSI interconnects
This paper presents a comprehensive analysis of the thermal effects in advanced high performance interconnect systems arising due to self-heating under various circuit conditions, includingExpand
Technology and design challenges for low power and high performance
We discuss key barriers to continued scaling of supply voltage and technology for microprocessors to achieve low-power and high-performance. In particular, we focus on short-channel effects, deviceExpand
3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
This paper analyzes the limitations of the existing interconnect technologies and design methodologies and presents a novel three-dimensional chip design strategy that exploits the vertical dimension to alleviate the interconnect related problems and to facilitate heterogeneous integration of technologies to realize a system-on-a-chip (SoC) design. Expand
A reduced clock-swing flip-flop (RCSFF) for 63% power reduction
A reduced clock-swing flip-flop (RCSFF) is proposed, which is composed of a reduced swing clock driver and a special flip-flop which embodies the leakage current cutoff mechanism. The RCSFF canExpand
Analysis and future trend of short-circuit power
  • K. Nose, T. Sakurai
  • Physics, Computer Science
  • IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
  • 2000
A closed-form expression for short-circuit power dissipation of CMOS gates is presented which takes short-channel effects into consideration. The calculation results show good agreement with theExpand