A portable specification of zero-overhead looping control hardware applied to embedded processors

@article{Kavvadias2006APS,
  title={A portable specification of zero-overhead looping control hardware applied to embedded processors},
  author={Nikolaos Kavvadias and Spiridon Nikolaidis},
  journal={2006 IEEE International Symposium on Circuits and Systems},
  year={2006},
  pages={4 pp.-1602}
}
Looping operations impose a significant bottleneck to achieving better computational efficiency for embedded applications. To confront this problem on embedded RISC processors, an architectural modification involving the integration of a zero-overhead loop controller (ZOLC) has been suggested, supporting arbitrary loop structures with multiple-entry and multiple-exit nodes. In this paper, a graph formalism is introduced for representing the loop structure of application programs, which can… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-2 of 2 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 10 references

Compilers: Principles, Techniques, and Tools

Addison-Wesley series in computer science / World student series edition • 1986
View 6 Excerpts
Highly Influenced

IP-reusable 32-bit VLIW Risc core

Proceedings of the 27th European Solid-State Circuits Conference • 2001
View 4 Excerpts
Highly Influenced

The ArchC Architecture Description Language and Tools

International Journal of Parallel Programming • 2005

The C-Breeze compiler infrastructure,” Department of Computer Sciences, The University of Texas, Austin, TX

A. Brown, S. Z. Guyer, D. A. Jiménez
Technical report, July 12 2004. • 2004
View 1 Excerpt

A compiler - friendly RISC - based digital switch on DFRB [ taskd ] processor synthesis and performance evaluation

W. Sung
2001