A phase-locked loop with saturated estimator for single-phase grid synchronization

This paper proposes a phase-locked-loop (PLL) with saturated estimation of the fundamental frequency. The overall PLL design consists of a third order system, where two parts could be identif ed. The f rst part represents the oscillating vector, a second order system, whose state variables are the voltage estimate signal and an estimate of a signal in… CONTINUE READING