A parallel IEEE P754 decimal floating-point multiplier

@article{Hickmann2007API,
  title={A parallel IEEE P754 decimal floating-point multiplier},
  author={Brian J. Hickmann and A. Krioukov and M. Schulte and M. A. Erle},
  journal={2007 25th International Conference on Computer Design},
  year={2007},
  pages={296-303}
}
Decimal floating-point multiplication is important in many commercial applications including banking, tax calculation, currency conversion, and other financial areas. This paper presents a fully parallel decimal floating-point multiplier compliant with the recent draft of the IEEE P754 Standard for Floating-point Arithmetic (IEEE P754). The novelty of the design is that it is the first parallel decimal floating-point multiplier offering low latency and high throughput. This design is based on a… Expand
63 Citations
A decimal fully parallel and pipelined floating point multiplier
Decimal Floating-Point Multiplication
A Binary Integer Decimal-based Multiplier for Decimal Floating-Point Arithmetic
Decimal Floating-point Fused Multiply Add with Redundant Number Systems
DECIMAL FLOATING POINT IMPLEMENTATION USING VERILOG HDL
A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier
A decimal floating-point fused multiply-add unit with a novel decimal leading-zero anticipator
  • A. Akkas, M. Schulte
  • Computer Science
  • ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors
  • 2011
The IBM zEnterprise-196 Decimal Floating-Point Accelerator
High-Speed Parallel Decimal Multiplication with Redundant Internal Encodings
  • L. Han, S. Ko
  • Mathematics, Computer Science
  • IEEE Transactions on Computers
  • 2013
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 25 REFERENCES
Decimal Floating-Point Multiplication Via Carry-Save Addition
Solving Constraints on the Intermediate Result of Decimal Floating-Point Operations
Decimal multiplication via carry-save addition
  • M. A. Erle, M. Schulte
  • Computer Science
  • Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003
  • 2003
A New Family of High.Performance Parallel Decimal Multipliers
A high-frequency decimal multiplier
  • R. Kenney, M. Schulte, M. A. Erle
  • Computer Science
  • IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
  • 2004
Benchmarks and performance analysis of decimal floating-point applications
A comparison of three rounding algorithms for IEEE floating-point multiplication
A Radix-10 Combinational Multiplier
  • T. Lang, A. Nannarelli
  • Mathematics
  • 2006 Fortieth Asilomar Conference on Signals, Systems and Computers
  • 2006
Potential speedup using decimal floating-point hardware
High Speed Decimal Addition
...
1
2
3
...