A novel high performance distributed arithmetic adaptive filter implementation on an FPGA

  title={A novel high performance distributed arithmetic adaptive filter implementation on an FPGA},
  author={Daniel J. Allred and Heejong Yoo and Venkatesh Krishnan and Walter Huang and David V. Anderson},
  journal={2004 IEEE International Conference on Acoustics, Speech, and Signal Processing},
In this paper, an FIR adaptive filter implementation, using a multiplier-free architecture, is presented. The implementation is based on distributed arithmetic (DA) which substitutes multiply-and-accumulate operations with a series of look-up-table (LUT) accesses. This can be achieved at the cost of a moderate increase in memory usage. The proposed design performs an LMS-type adaptation on a sample-by-sample basis. This is accomplished by an innovative LUT update using a matched auxiliary LUT… CONTINUE READING
Highly Cited
This paper has 43 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 31 extracted citations


Publications referenced by this paper.
Showing 1-7 of 7 references

Adaptive Filter Theory

  • S. Haykin
  • 1996
1 Excerpt

White , “ Applications of distributed arithmetic to digital signal processing : A tutorial review

  • A. Stanley
  • 1996

Multimemory block structure for implementing a digital adaptive filter using distributed arithmetic

  • C. H. Wei, J. J. Lou
  • IEE Proceedings, vol. 133, Pt. G, no. 1, pp. 19…
  • 1986
1 Excerpt

New digital-adaptive filter implementation using distributed-arithmetic techniques

  • C.F.N. Cowan, J. Mavor
  • IEE Proceedings, vol. 128, Pt. F, no. 4, pp. 225…
  • 1981
1 Excerpt

A new hardware realization of digital filters

  • A. Peled, B. Lie
  • IEEE Transactions on A.S.S.P., vol. 22, pp. 456…
  • 1974
2 Excerpts

Digital filter for PCM encoded signals

  • A. Croisier, D. J. Esteban, M. E. Levilion, V. Rizo
  • U.S. Patent No. 3,777,130, issued April, 1973.
  • 1973
1 Excerpt

Similar Papers

Loading similar papers…