A novel differential 9t cell sram with reduced sub threshold leakage power

  title={A novel differential 9t cell sram with reduced sub threshold leakage power},
  author={Amandeep Singh Dhindsa and Suman Saini},
  journal={2014 International Conference on Advances in Engineering & Technology Research (ICAETR - 2014)},
As the CMOS technology is being scaled down continuously, power dissipation is the major constraint for VLSI designers. In this paper we propose a differential 9T cell SRAM which employs differential read operation of cell as compared to conventional 8T cell SRAM without compromising with performance and stability. Moreover the proposed 9T SRAM uses a gated ground sleep transistor (nmos transistor inserted between ground line and SRAM cell) which reduces the sleep leakage power consumption 10… CONTINUE READING


Publications citing this paper.


Publications referenced by this paper.

Novel low power 8T -cell sub-threshold SRAM with improved read-SNM," 81h International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DITS)

  • H. Sina, Z. Milad, H. Khosrow, S. Roghayeh
  • .
  • 2013
Highly Influential
3 Excerpts

Static noise margin variation for sub-threshold SRAM in 65-mn CMOS

  • B. H. Calhoun, Chandrakasan, P. A
  • IEEE Journal of Solid­ State Circuits, vo1.41, no…
  • 2006
1 Excerpt

M.,"Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits

  • K. Roy, M Saibal, Hamid
  • Proceedings Of The IEEE,
  • 2003
1 Excerpt

Similar Papers

Loading similar papers…