A novel 4T XOR based 1 bit full adder design

@article{Singh2014AN4,
  title={A novel 4T XOR based 1 bit full adder design},
  author={Neeraj Kumar Singh and Purnima Kumari Sharma},
  journal={International Conference for Convergence for Technology-2014},
  year={2014},
  pages={1-4}
}
This paper puts forward a methodology for designing 1 bit full adder using a newly proposed 4T xor gate. The 4T xor gate is formed of 2 pMOS and 2 nMOS transistors. The sum is formed using 2 xor gate and the carry is formed using a 2T mux. The resulting 1 bit full adder is made up of 10 transistors. The simulation is done using Cadence Virtuoso Simulator using 180nm technology and 1.8V power supply. The results show the efficiency of the design. 
3 Citations
22 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-3 of 3 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 22 references

Sonwani –“ Comparative Analysis of Different Types of Full Adder Circuits”,IOSR Journal of Computer Engineering ,Vol

  • M. B. Damle, M. G. Dr.S.S Limaye
  • Issue
  • 2013
1 Excerpt

Bayouni , “ Design of Robust , Energy - Efficient Full Adders for DeepSubmicrometer Design Using HybridCMOS Logic Style

  • Ahmed M. Shams, Tarek K. Darwish, Magdy A. Bayoumi
  • IEEE Trans . on Very Large Scale Integration…
  • 2006

Performance Analysis of Low-Power 1-Bit CMOS Full Adder International Conference for Convergence of Technology - 2014 978-1-4799-3759-2/14/$31.00©2014 IEEE 3 Cells

  • Ahmed M.Shams, Tarek K.Darwish, Magdy A. Bayoum
  • IEEE transactions on very large scale integration…
  • 2002
1 Excerpt

Similar Papers

Loading similar papers…