A noise bifurcation architecture for linear additive physical functions

  title={A noise bifurcation architecture for linear additive physical functions},
  author={M. Yu and David M'Ra{\"i}hi and I. Verbauwhede and S. Devadas},
  journal={2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)},
  • M. Yu, David M'Raïhi, +1 author S. Devadas
  • Published 2014
  • Engineering, Computer Science
  • 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)
  • Physical Unclonable Functions (PUFs) allow a silicon device to be authenticated based on its manufacturing variations using challenge/response evaluations. Popular realizations use linear additive functions as building blocks. Security is scaled up using non-linear mixing (e.g., adding XORs). Because the responses are physically derived and thus noisy, the resulting explosion in noise impacts both the adversary (which is desirable) as well as the verifier (which is undesirable). We present the… CONTINUE READING
    54 Citations
    PolyPUF: Physically Secure Self-Divergence
    • 9
    On the Scaling of Machine Learning Attacks on PUFs with Application to Noise Bifurcation
    • 55
    • Highly Influenced
    • PDF
    TREVERSE: Trial-and-Error Lightweight Secure Reverse Authentication with Simulatable PUFs
    • 2
    • Highly Influenced
    • PDF
    A Challenge Obfuscation Method for Thwarting Model Building Attacks on PUFs
    • 5
    • Highly Influenced
    • PDF
    TI-PUF: Toward Side-Channel Resistant Physical Unclonable Functions
    • A. Aghaie, Amir Moradi
    • Computer Science, Materials Science
    • IEEE Transactions on Information Forensics and Security
    • 2020
    • 1
    • PDF
    Lightweight (Reverse) Fuzzy Extractor With Multiple Reference PUF Responses
    • 10
    • PDF
    Enhancing PUF reliability by machine learning
    • Y. Wen, Yingjie Lao
    • Computer Science
    • 2017 IEEE International Symposium on Circuits and Systems (ISCAS)
    • 2017
    • 8


    Side channel modeling attacks on 65nm arbiter PUFs exploiting CMOS device noise
    • J. Delvaux, I. Verbauwhede
    • Engineering, Computer Science
    • 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)
    • 2013
    • 116
    • PDF
    Fault Injection Modeling Attacks on 65 nm Arbiter and RO Sum PUFs via Environmental Changes
    • 98
    • PDF
    Performance metrics and empirical results of a PUF cryptographic key generation ASIC
    • 74
    • PDF
    PUF Modeling Attacks on Simulated and Silicon Data
    • 323
    • PDF
    Combined Modeling and Side Channel Attacks on Strong PUFs
    • 99
    • Highly Influential
    • PDF
    Machine learning attacks on 65nm Arbiter PUFs: Accurate modeling poses strict bounds on usability
    • 123
    • PDF
    Lightweight and Secure PUF Key Storage Using Limits of Machine Learning
    • 93
    • PDF
    Silicon physical random functions
    • 1,268
    • PDF
    Extracting secret keys from integrated circuits
    • 785
    • PDF