A new testing acceleration chip for low-cost memory tests

  title={A new testing acceleration chip for low-cost memory tests},
  author={Michihiro Inoue and Toshio Yamada and Atsushi Fujiwara},
  journal={IEEE Design & Test of Computers},
It is argued that the development of semiconductor memories has reached a turning point. In the multimegabit dynamic random access memories (DRAMs) of the future, major factors contributing to the chip cost are process complexity, die size, equipment cost, and test cost. If conventional test methods are used, test costs will grow at an especially rapid rate. A memory test concept called the testing acceleration chip, which could reduce future test costs a hundredfold and yet maintain AC testing… CONTINUE READING


Publications referenced by this paper.

A SelfTesting Dynamic RAM Chip

  • J. IEEE
  • Proc . Int ’ l Solid - state Circuits Conl
  • 1989

Similar Papers

Loading similar papers…