A new logic synthesis and optimization procedure

@inproceedings{Cheng2001ANL,
  title={A new logic synthesis and optimization procedure},
  author={Huo-Hsing Cheng and Ven-Chieh Hsieh},
  booktitle={ISCAS},
  year={2001}
}
The objective of this work is to develop a new logic circuit synthesis and optimization procedure for arbitrary logic function. Following the procedure, we may get a new high performance logic circuit family, which has low power consumption, low power-delay product, area efficiency and suitable for low supply voltage. The new logic family based upon the proposed design procedures has certain advantage over CMOS, DVL and DPL in most cases. 

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-2 of 2 references

Development and Synthesis Method for PassTransistor Logic Family for High - speed and Low Power C M O S Proceedings of the 38

J. I€€€
Solid - state Circuits • 1996

Sobelman “ New hwVoltage Circuit for XOR and XNOR ’ , Soutlzeastcori ‘ 97 Eiigiiieeriiig New Centu ~ y , Proceediiig I€€€ ,

E. Gerald
1995

Similar Papers

Loading similar papers…