A native process algebra for VHDL


A \native" process algebra for the behavioural component of vhdl is set out without reference to another language or theory. The aim is to reduce the complexity of process algebra-based approaches to the formal veri cation or synthesis of hardware designs in vhdl. Recent work on the formal semantics of vhdl has allowed translation to a foreign paradigm to… (More)

5 Figures and Tables


  • Presentations referencing similar topics