A minimum decap allocation technique based on simultaneous switching for nanoscale SoC

@article{Shimazaki2009AMD,
  title={A minimum decap allocation technique based on simultaneous switching for nanoscale SoC},
  author={Kenji Shimazaki and Takaaki Okumura},
  journal={2009 IEEE Custom Integrated Circuits Conference},
  year={2009},
  pages={21-24}
}
In this paper, we propose a novel decoupling capacitance (decap) optimization technique based on simultaneous cell switching activity at the pre-layout stage. White space in the form of cell padding for the required quantity of decap is added to cells which simultaneously switch during the peak noise period, which is quickly estimated using initial timing information and the current waveforms for each cell instance, without the need to reference the power grid. The method is applied to an… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-3 of 3 extracted citations

A CAD approach for on-chip PDN with power and supply noise reduction for multi-voltage SOCS in pre-layout stage

2017 7th International Symposium on Embedded Computing and System Design (ISED) • 2017
View 1 Excerpt

Early power-grid seed creation to reduce power-Signoff effort

2016 Sixth International Symposium on Embedded Computing and System Design (ISED) • 2016

References

Publications referenced by this paper.
Showing 1-10 of 17 references

Decoupling capacitance allocation for timing with statistical noise model and timing analysis

2008 IEEE/ACM International Conference on Computer-Aided Design • 2008
View 2 Excerpts

Redhawk Users’ Manual

Apache Design Solutions, Inc
Sep. 2008. 24 4-2-4 • 2008
View 2 Excerpts

Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2007
View 1 Excerpt

Predictive technology modeling for 32nm low power design

2007 International Semiconductor Device Research Symposium • 2007
View 2 Excerpts

Area Optimization for Leakage Reduction and Thermal Stability in Nanometer-Scale Technologies

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2006
View 1 Excerpt

CCS Power Technical White Paper Version 3.0

Synopsys Inc.
Aug. 2006. • 2006
View 1 Excerpt

Modeling and reduction of gate leakage during behavioral synthesis of nanoCMOS circuits

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) • 2006
View 1 Excerpt