A million spiking-neuron integrated circuit with a scalable communication network and interface

@article{Merolla2014AMS,
  title={A million spiking-neuron integrated circuit with a scalable communication network and interface},
  author={Paul Merolla and John V. Arthur and Rodrigo Alvarez-Icaza and Andrew S. Cassidy and Jun Sawada and Filipp Akopyan and Bryan L. Jackson and Nabil Imam and Chen Guo and Yutaka Nakamura and Bernard Brezzo and Ivan Vo and Steven K. Esser and Rathinakumar Appuswamy and Brian Taba and Arnon Amir and Myron Flickner and William P. Risk and Rajit Manohar and Dharmendra S. Modha},
  journal={Science},
  year={2014},
  volume={345},
  pages={668 - 673}
}
Modeling computer chips on real brains Computers are nowhere near as versatile as our own brains. Merolla et al. applied our present knowledge of the structure and function of the brain to design a new computer chip that uses the same wiring rules and architecture. The flexible, scalable chip operated efficiently in real time, while using very little power. Science, this issue p. 668 A large-scale computer chip mimics many features of a real brain. Inspired by the brain’s structure, we have… 
An Accelerated LIF Neuronal Network Array for a Large-Scale Mixed-Signal Neuromorphic Architecture
TLDR
An array of leaky integrate-and-fire (LIF) neuron circuits designed for the second-generation BrainScaleS mixed-signal 65-nm CMOS neuromorphic hardware and demonstrates a winner-take-all network on the prototype chip as a typical element of cortical processing.
A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses
TLDR
This paper presents a full-custom mixed-signal VLSI device with neuromorphic learning circuits that emulate the biophysics of real spiking neurons and dynamic synapses for exploring the properties of computational neuroscience models and for building brain-inspired computing systems.
A Scalable FPGA Architecture for Randomly Connected Networks of Hodgkin-Huxley Neurons
TLDR
A scalable architecture to simulate a randomly connected network of Hodgkin-Huxley neurons is presented, in which each core can update the states of a group of neurons stored in its corresponding memory bank through a novel method of cyclic permutation of a single prestored connectivity vector per core.
An FPGA-Based Massively Parallel Neuromorphic Cortex Simulator
TLDR
A massively parallel and scalable neuromorphic cortex simulator designed for simulating large and structurally connected spiking neural networks, such as complex models of various areas of the cortex, and the abstraction of a neuromorphic architecture into clusters represented by minicolumns and hypercolumns is presented.
Neural Network Architecture for Hybrid Network-On-Chip using Scalable Spiking for Man Machine Interface
TLDR
Spiking neural networks arrange to emulate scientific discipline within the class brain supported neurons parallel arrays that communicate through spike events that find its application in various sector such as medical image processing and bio signal processing.
Real-Time Neuromorphic System for Large-Scale Conductance-Based Spiking Neural Networks
TLDR
The proposed LaCSNN system is shown to outperform the alternative state-of-the-art approaches previously used to implement the large-scale spiking neural network, and enables a broad range of potential applications due to its real-time computational power.
TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip
TLDR
This work developed TrueNorth, a 65 mW real-time neurosynaptic processor that implements a non-von Neumann, low-power, highly-parallel, scalable, and defect-tolerant architecture, and successfully demonstrated the use of TrueNorth-based systems in multiple applications, including visual object recognition.
Design of a Conventional-Transistor-Based Analog Integrated Circuit for On-Chip Learning in a Spiking Neural Network
TLDR
An analog hardware SNN with neuron and synapse blocks, which are based on conventional silicon transistors and capacitors are designed and shown on-chip learning on a popular Machine Learning (ML) data-set (Fisher’s Iris) through SPICE simulations of the complete hardware.
INsight: A Neuromorphic Computing System for Evaluation of Large Neural Networks
TLDR
An implementation of the neuromorphic computing system based on a field-programmable gate array that performs the MNIST hand-written digit classification with 97.64% accuracy is demonstrated.
Mapping spiking neural networks onto a manycore neuromorphic architecture
TLDR
It is shown that a poor neuron-to-core mapping can incur significant energy costs and addressed with a greedy algorithm that compiles SNNs onto Loihi in a power-efficient manner.
...
...

References

SHOWING 1-10 OF 30 REFERENCES
SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation
TLDR
The design requirements for the very demanding target application, the SpiNNaker micro-architecture, are reviewed and the chips are fully operational and meet their power and performance requirements.
Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations
TLDR
The design of Neurogrid, a neuromorphic system for simulating large-scale neural models in real time, is described-for the first time-using 16 Neurocores integrated on a board that consumes three watts.
A silicon neuron
TLDR
The silicon neuron is an analog integrated circuit with the functional characteristics of real nerve cells and represents a step towards constructing artificial nervous systems that use more realistic principles of neural computation than do existing electronic neural networks.
Frontiers in Neuromorphic Engineering
TLDR
Understanding the computational principles used by the brain and how they are physically embodied is crucial for developing novel computing paradigms and guiding a new generation of technologies that can combine the strengths of industrial-scale electronics with the computational performance of brains.
Digital selection and analogue amplification coexist in a cortex-inspired silicon circuit
TLDR
The model of cortical processing is presented as an electronic circuit that emulates this hybrid operation, and so is able to perform computations that are similar to stimulus selection, gain modulation and spatiotemporal pattern generation in the neocortex.
A Large-Scale Model of the Functioning Brain
TLDR
A 2.5-million-neuron model of the brain (called “Spaun”) is presented that bridges the gap between neural activity and biological function by exhibiting many different behaviors and is presented only with visual image sequences.
Analog VLSI and neural systems
TLDR
This chapter discusses a simple circuit that can generate a sinusoidal response and calls this circuit the second-order section, which can be used to generate any response that can be represented by two poles in the complex plane, where the two poles have both real and imaginary parts.
A Multicast Tree Router for Multichip Neuromorphic Systems
TLDR
This design is the first fully implemented wormhole router with packet-branching that can never deadlock, and the design's effectiveness is demonstrated in Neurogrid, a million-neuron neuromorphic system consisting of sixteen chips.
Short-term plasticity and long-term potentiation mimicked in single inorganic synapses.
TLDR
The discovery of a Ag(2)S inorganic synapse is reported, which emulates the synaptic functions of both STP and LTP characteristics through the use of input pulse repetition time and indicates a breakthrough in mimicking synaptic behaviour essential for the further creation of artificial neural systems that emulate characteristics of human memory.
The Computational Brain
...
...