A method to design ternary multiplexers controlled by ternary signals based on SUS-LOC

Abstract

In this paper, a method to design ternary multiplexers with any number of inputs is presented. The basic circuit used to design all ternary multiplexers is the 3-to-1 multiplexer. Starting from the basic multiplexer in binary, we design and simulate the 3-to-1 multiplexer. The multiplexer is built with the basic ternary functions such minimum and maximum… (More)

Topics

5 Figures and Tables

Cite this paper

@article{Sipos2008AMT, title={A method to design ternary multiplexers controlled by ternary signals based on SUS-LOC}, author={Emilia Sipos and Gheorghe Oltean and Costin Miron}, journal={2008 IEEE International Conference on Automation, Quality and Testing, Robotics}, year={2008}, volume={3}, pages={402-407} }