A memory-efficient parallel single pass architecture for connected component labeling of streamed images

@article{Klaiber2012AMP,
  title={A memory-efficient parallel single pass architecture for connected component labeling of streamed images},
  author={Michael Klaiber and Lars Rockstroh and Zhe Wang and Yousef Baroud and Sven Simon},
  journal={2012 International Conference on Field-Programmable Technology},
  year={2012},
  pages={159-165}
}
In classical connected component labeling algorithms the image has to be scanned two times. The amount of memory required for these algorithms is at least as high as for storing a full image. By using single pass connected component labeling algorithms, the memory requirement can be reduced by one order of magnitude to only a single image row. This memory reduction which avoids the requirement of high bandwidth external memory is essential to obtain a hardware efficient implementation on FPGAs… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 15 CITATIONS

A single-cycle parallel multi-slice connected components analysis hardware architecture

  • Journal of Real-Time Image Processing
  • 2016
VIEW 10 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A high-throughput FPGA architecture for parallel connected components analysis based on label reuse

  • 2013 International Conference on Field-Programmable Technology (FPT)
  • 2013
VIEW 9 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

A flexible ASIP architecture for connected components labeling in embedded vision applications

  • 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)
  • 2014
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Stream Processing of Scientific Big Data on Heterogeneous Platforms -- Image Analytics on Big Data in Motion

  • 2013 IEEE 16th International Conference on Computational Science and Engineering
  • 2013
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

References

Publications referenced by this paper.
SHOWING 1-8 OF 8 REFERENCES

A scalable parallel hardware architecture for connected component labeling

  • 2010 IEEE International Conference on Image Processing
  • 2010
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

FPGA implementation of a Single Pass Connected Components Algorithm

  • 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008)
  • 2008
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

Optimised single pass connected components analysis

  • 2008 International Conference on Field-Programmable Technology
  • 2008
VIEW 8 EXCERPTS
HIGHLY INFLUENTIAL

Connected components analysis of streamed images

  • 2008 International Conference on Field Programmable Logic and Applications
  • 2008
VIEW 3 EXCERPTS

Fpga implementation of a single pass connected components algorithm , ” in Electronic Design , Test and Applications ,

A. Mukherjee N. Voros, N. Sklavos, K. Masselos, M. Huebner
  • 2008

Similar Papers

Loading similar papers…