A low-voltage alterable EEPROM with metal—oxide-nitride—oxide—semiconductor (MONOS) structures

@article{Suzuki1983ALA,
  title={A low-voltage alterable EEPROM with metal—oxide-nitride—oxide—semiconductor (MONOS) structures},
  author={E. Suzuki and H. Hiraishi and K. Ishii and Y. Hayashi},
  journal={IEEE Transactions on Electron Devices},
  year={1983},
  volume={30},
  pages={122-128}
}
  • E. Suzuki, H. Hiraishi, +1 author Y. Hayashi
  • Published 1983
  • Physics
  • IEEE Transactions on Electron Devices
    • Theoretical and experimental investigations to obtain lower voltage electrically erasable and programmable ROM's (EEPROM's) than conventional devices have been performed. The scaled-down metal-oxide-nitride-oxide-semiconductor (MONOS) structure is proposed to realize an extremely low-voltage programmable device. The proposed scaled-down MONOS devices enjoy several advantages over MNOS devices, e.g., enlargement of the memory window, elimination of degradation phenomena, and drastic improvement… CONTINUE READING
    View on IEEE
    doi.org
    88 Citations
    Background Citations
    7
    Methods Citations
    4

    Figures from this paper

    Figures

    88 Citations
    Citation Type

    Citation Type

    Characterization of charge injection and trapping in scaled SONOS/MONOS memory devices
    • 35
    Temperature effects in the MONOS transistor
    A low voltage SONOS nonvolatile semiconductor memory technology
    • 66
    A novel MONOS nonvolatile memory device ensuring 10-year data retention after 10/sup 7/ erase/write cycles
    • 99
    Scaling of multidielectric nonvolatile SONOS memory structures
    • 47
    A low voltage SONOS nonvolatile semiconductor memory technology
    • 56
    Reliability study of thin inter-poly dielectrics for non-volatile memory application
    • 18
    Hot Carrier Design Considerations in MOS Nonvolatile Memories
    Amorphous silicon TFT based non-volatile memory
    • 2011
    • PDF
    High performance sub-0.25 /spl mu/m devices using ultrathin oxide-nitride-oxide gate dielectric formed with low pressure oxidation and chemical vapor deposition
    • 3

    References

    SHOWING 1-10 OF 31 REFERENCES
    FCAT—A low-voltage high-speed alterable n-channel nonvolatile memory device
    • 11
    Threshold-alterable Si-gate MOS devices
    • P.C.Y. Chen
    • Materials Science
    • IEEE Transactions on Electron Devices
    • 1977
    • 58
    Electrically-alterable memory using a dual electron injector structure
    • 31
    Low-voltage alterable EAROM cells with nitride-barrier avalanche-injection MIS (NAMIS)
    • 16
    Electrically alterable read-only memory cell with graded energy band-gap insulator
    • 4
    Atmos—An electrically reprogrammable read-only memory device
    • 23
    Theory of MNOS memory transistor
    • J.J. Chang
    • Physics
    • IEEE Transactions on Electron Devices
    • 1977
    • 51
    A model of degradation mechanisms in metal‐nitride‐oxide‐semiconductor structures
    • 8
    A 1024-bit MNOS RAM using avalanche-tunnel injection
    • 4
    Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structure
    • 63