A low-power segmented nonlinear DAC-based direct digital frequency synthesizer

@inproceedings{Jiang2002ALS,
  title={A low-power segmented nonlinear DAC-based direct digital frequency synthesizer},
  author={Jiandong Jiang and E.K.F. Lee},
  year={2002}
}
A 2.5-V CMOS direct digital frequency synthesizer (DDFS) with 12 bits of phase resolution and 11 bits of amplitude resolution is presented. Low power consumption is achieved using a nonlinear digital-to-analog converter (DAC). To further reduce power and area, a new technique is proposed to segment the non-linear DAC into a coarse nonlinear DAC and a number of fine nonlinear sub-DACs. The DDFS fabricated in a 0.25-/spl mu/m CMOS process occupies an active area of 1.4 mm/sup 2/. For a clock… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 16 CITATIONS

A 2GHz direct digital frequency synthesizer based on multi-channel structure

  • 2015 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2015
VIEW 2 EXCERPTS
CITES BACKGROUND & METHODS

A 12-Bit Nonlinear DAC for Direct Digital Frequency Synthesis

  • IEEE Transactions on Circuits and Systems I: Regular Papers
  • 2008

A low power ROM-less direct digital frequency synthesizer with preset value pipelined accumulator

  • 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
  • 2006
VIEW 1 EXCERPT
CITES BACKGROUND