A low-power and wide tuning range frequency locked loop for a Cognitive Radio system

@article{Cui2009ALA,
  title={A low-power and wide tuning range frequency locked loop for a Cognitive Radio system},
  author={Su Cui and Venkatesh Acharya and Bhaskar Banerjee},
  journal={2009 IEEE Radio and Wireless Symposium},
  year={2009},
  pages={364-367},
  url={https://api.semanticscholar.org/CorpusID:33175554}
}
A frequency locked loop with a novel frequency detector and negative-impedance converter acting as a current conveyor without using an op-amp is presented that reduces the locking time without increasing the loop bandwidth.
View on IEEE
doi.org
3 Citations
Methods Citations
1

3 Citations

A linearized current-controlled oscillator for ultra-low power wideband and cognitive radios

A method of improving the settling time by a simple circuit modification of the frequency-detector is discussed with supporting post-layout simulation results.

Modeling and Analysis of a Frequency-Locked Loop Based on Two-Stage Ring Voltage-Controlled Oscillator

In this paper, an analytical model of a closed-loop frequency-locked loop (FLL) based on a two-stage voltage-controlled oscillator (VCO) is proposed. Switch capacitor technology is used to accelerate…

A 0.2-2.6GHz instantaneous frequency-to-voltage converter in 90nm CMOS

A novel architecture for detecting the frequency of sinusoidal or square-wave signals with a short settling time and is able to generate a dc voltage proportional to the signal frequency in a time as short as only one input cycle is presented.

10 References

A Fractional Frequency Synthesizer Using Frequency Locked Loop

A new architecture for wideband fractional frequency synthesizer based on frequency locked loop (FLL) based on two feedback loops which are having different frequency division ratio N and N+1 is presented.

A 50 MHz phase- and frequency-locked loop

A monolithic phase/frequency-locked loop has been developed for operation at up to 50 MHz. The loop combines wide capture range and narrow bandwidth, making it ideal for timing recovery in digital…

Enhancement of VCO Linearity and Phase Noise by Implementing Frequency Locked Loop

This paper investigates the on-chip implementation of a frequency locked loop (FLL) over a VCO that decreases the phase noise and linearizes the transfer function and design of a special kind of low noise frequency detector without a reference frequency.

Design of a High-Speed Differential Frequency-to-Voltage Converter and Its Application in a 5-GHz Frequency-Locked Loop

A new algorithm and circuit implementation for high-speed frequency-to-voltage converters (FVC) is presented which overcomes the deficiencies of a previously reported converter and can operate about 20 times faster.

Fast locking scheme for PLL frequency synthesiser

A phase-locked loop (PLL) with a fast-locked nonlinear phase frequency detector (PFD) is presented. Compared with the conventional discriminator-aided phase detector, the proposed fast-locked PFD can…

Short locking time FLL and PLL based on a DLL technique

The presented technique is based on the use of a delay-locked loop (DLL) to improve the speed of the basic architecture of an FLL or a PLL to help improve the performance of the frequency and phase locked loops (FLLs & PLLs).

A 150 Mbit/s CMOS clock recovery PLL including a new improved phase detector and a fully integrated FLL

This paper describes a 150 Mbit/s clock recovery PLL, which includes a new kind of phase detector. This phase detector has compensation logic for the minimum phase difference, which improves the…

Fast Settling and Low Phase Noise Synthesizer and VCO Design

A new design approach to reduce settling time without significantly enlarging PLL bandwidth, hence, getting a better phase noise performance, and can relax the fundamental trade-off between P LL bandwidth and settling time is described.

The CMOS negative impedance converter

The authors describe the negative impedance converter, a simple analog building block which can be readily implemented in CMOS. They present a circuit based on the inverse-function approach,…

Cognitive radio: brain-empowered wireless communications

Following the discussion of interference temperature as a new metric for the quantification and management of interference, the paper addresses three fundamental cognitive tasks: radio-scene analysis, channel-state estimation and predictive modeling, and the emergent behavior of cognitive radio.