A low-power and domain-specific reconfigurable FFT fabric for system-on-chip applications

@article{Zhao2005ALA,
  title={A low-power and domain-specific reconfigurable FFT fabric for system-on-chip applications},
  author={Yutian Zhao and Ahmet T. Erdogan and Tughrul Arslan},
  journal={19th IEEE International Parallel and Distributed Processing Symposium},
  year={2005},
  pages={4 pp.-}
}
A low-power dynamic reconfigurable FFT fabric is proposed in this paper. The architecture is served as a scalable IP core, which is suitable for system on chip applications. The system can be configured as 16, 32, 64, 128, 256, 512 and 1024-point FFT. Compared with a conventional ASIC FFT processor, this FFT fabric is characterized by having dynamic reconfigurability while incurring only a 12 /spl sim/ 19% increase in energy consumption, and requiring 14% more area than a 1024-point non… CONTINUE READING
Highly Cited
This paper has 25 citations. REVIEW CITATIONS
19 Citations
7 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 19 extracted citations

References

Publications referenced by this paper.
Showing 1-7 of 7 references

S.J.E., “Embedded memory in FPGAs: recent research results

  • Wilton
  • Communications, Computers and Signal Processing,
  • 1999
1 Excerpt

Simplified control of FFT hardware,

  • D. Cohen
  • Acoustics, Speech, and Signal Processing, IEEE…
  • 1976
1 Excerpt

Similar Papers

Loading similar papers…