A low-power SRAM design using quiet-bitline architecture

  title={A low-power SRAM design using quiet-bitline architecture},
  author={Shin-Pao Cheng and Shi-Yu Huang},
  journal={2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05)},
This paper presents a low-power SRAM design with quiet-bitline architecture by incorporating two major techniques. Firstly, we use a one-side driving scheme for the write operation to prevent the excessive full-swing charging on the bitlines. Secondly, we use a precharge-free pulling scheme for the read operation so as to keep all bitlines at low voltages at all times. SPICE simulation on a 2K-bit SRAM macro shows that such architecture can lead to a significant 84.4% power reduction over a… CONTINUE READING
8 Citations
7 References
Similar Papers


Publications referenced by this paper.
Showing 1-7 of 7 references

A Step-Down Boosted Wordline Scheme for 1-V Battery Operated Fast SRAMs

  • H. Morimura, N. Shibata
  • IEEE Journal of Solid-State Circuits, Vol. 33, No…
  • 1998
2 Excerpts

A 0.9V, 4K SRAM for Embedded Applications

  • J. S. Caravella
  • Proc. of CICC, pp.119-122, May 1996.
  • 1996
2 Excerpts

Trends in Low-Power RAM Circuit Technologies

  • K. Itoh et. al
  • Proc. of the IEEE,
  • 1995
2 Excerpts

A Single Bitline Cross-Point Cell Activation (SCPA) Architecture for Ultra Low Power SRAMs

  • M. Ukita et. al.
  • ISSCC Digest of Technical Papers, pp.252- 253…
  • 1994
2 Excerpts

Similar Papers

Loading similar papers…