A low-power ADPLL using feedback DCO quarterly disabled in time domain

@article{Wang2008ALA,
  title={A low-power ADPLL using feedback DCO quarterly disabled in time domain},
  author={Chua-Chin Wang and Chi-Chun Huang and Sheng-Lun Tseng},
  journal={Microelectronics Journal},
  year={2008},
  volume={39},
  pages={832-840}
}
We propose a low power ADPLL (All-digital phase-locked loop) using a controller which employs a binary frequency searching method in this paper. Glitch hazards and timing violations which occurred very often in the prior ADPLL designs are avoided by the control method and the modified DCO (digital-controlled oscillator) with multiplexers. Besides, the feedback DCO is disabled half a cycle in every two cycles so as to reduce 25% of dynamic power theoretically. The proposed design is implemented… CONTINUE READING
BETA

Citations

Publications citing this paper.

Similar Papers

Loading similar papers…