A low-leakage 2.5GHz skewed CMOS 32b adder for nanometer CMOS technologies

@article{Arnim2005AL2,
  title={A low-leakage 2.5GHz skewed CMOS 32b adder for nanometer CMOS technologies},
  author={Klaus von Arnim and P. Seegebrecht and Roland Thewes and Christian Pacha},
  journal={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.},
  year={2005},
  pages={380-605 Vol. 1}
}
A 32b parallel prefix adder demonstrates leakage-current-reduction capabilities of skewed CMOS logic. Sub-100nA leakage currents and single-cycle activation from standby mode is achieved using multi-tox logic gates in 90nm CMOS technology. The data path contains improved sense amplifier-based flip-flops and skewed CMOS logic adapted latches. 
6 Citations
4 References
Similar Papers

References

Publications referenced by this paper.

Similar Papers

Loading similar papers…