A low-latency modular switch for CMP systems

@article{Roca2011ALM,
  title={A low-latency modular switch for CMP systems},
  author={Antoni Roca and Jose Flich and Federico Silla and Jos{\'e} Duato},
  journal={Microprocessors and Microsystems - Embedded Hardware Design},
  year={2011},
  volume={35},
  pages={742-754}
}
As technology advances, the number of cores in Chip MultiProcessor systems and MultiProcessor Systems-on-Chips keeps increasing. The network must provide sustained throughput and ultra-low latencies. In this paper we propose new pipelined switch designs focused in reducing the switch latency. We identify the switch components that limit the switch frequency: the arbiter. Then, we simplify the arbiter logic by using multiple smaller arbiters, but increasing greatly the switch area. To solve this… CONTINUE READING
BETA

Citations

Publications citing this paper.

References

Publications referenced by this paper.
SHOWING 1-10 OF 29 REFERENCES

Round-robin Arbiter Design and Generation

  • 15th International Symposium on System Synthesis, 2002.
  • 2002
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

Fault-tolerant routing for next generation multicore chips

S. Rodrigo, J. Flich, +5 authors J. Duato
  • IEEE Transactions on Computers
  • 2011
VIEW 1 EXCERPT

Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing

  • 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
  • 2010
VIEW 1 EXCERPT

Low-cost router microarchitecture for on-chip networks

  • 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
  • 2009
VIEW 1 EXCERPT

Prediction router: Yet another low latency on-chip router architecture

  • 2009 IEEE 15th International Symposium on High Performance Computer Architecture
  • 2009
VIEW 1 EXCERPT

Router microarchitecture and scalability of ring topology in on-chip networks

  • 2009 2nd International Workshop on Network on Chip Architectures
  • 2009
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…