A lock-free, cache-efficient shared ring buffer for multi-core architectures

@inproceedings{Lee2009ALC,
  title={A lock-free, cache-efficient shared ring buffer for multi-core architectures},
  author={Patrick P. C. Lee and Tian Bu and Girish P. Chandranmenon},
  booktitle={ANCS},
  year={2009}
}
We propose MCRingBuffer, a lock-free, cache-efficient shared ring buffer that provides fast data accesses among threads running in multi-core architectures. MCRingBuffer seeks to reduce the cost of inter-core communication by allowing concurrent lock-free data accesses and improving the cache locality of accessing control variables used for thread synchronization. Evaluation on an Intel Xeon multi-core machine shows that MCRingBuffer achieves a throughput gain of up to 4.9x over existing… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 15 CITATIONS

Liberty Queues for EPIC Architectures

VIEW 4 EXCERPTS
CITES RESULTS & BACKGROUND
HIGHLY INFLUENCED

COMET: Communication-optimised multi-threaded error-detection technique

  • 2016 International Conference on Compliers, Architectures, and Sythesis of Embedded Systems (CASES)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

The Batched DOACROSS loop parallelization algorithm

  • 2015 International Conference on High Performance Computing & Simulation (HPCS)
  • 2015
VIEW 3 EXCERPTS
CITES METHODS & BACKGROUND

Correct and Efficient Bounded FIFO Queues

  • 2013 25th International Symposium on Computer Architecture and High Performance Computing
  • 2013
VIEW 1 EXCERPT
CITES BACKGROUND