A highly flexible reconfigurable system on a Xilinx FPGA

@article{Drahonovsky2014AHF,
  title={A highly flexible reconfigurable system on a Xilinx FPGA},
  author={Tomas Drahonovsky and Martin Rozkovec and Ondřej Nov{\'a}k},
  journal={2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig14)},
  year={2014},
  pages={1-6}
}
Runtime reconfigurable systems become more prevalent in numerous practical applications because these systems have a great flexibility. This paper presents a reconfigurable system implemented on Xilinx Field Programmable Gate Array (FPGA) where partial bitstream relocation (PBR), configuration memory readback and internal registers restoration techniques are supported. It can reduce a number of partial bitstreams stored in memory, save the implementation time and generally increase the… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-3 of 3 extracted citations

AutoReloc: Automated Design Flow for Bitstream Relocation on Xilinx FPGAs

2016 Euromicro Conference on Digital System Design (DSD) • 2016
View 5 Excerpts
Highly Influenced

Generic GNU/Linux reconfiguration platform proposal

2015 IEEE International Workshop of Electronics, Control, Measurement, Signals and their Application to Mechatronics (ECMSM) • 2015
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-9 of 9 references

HUUDQGL)0RUDQGL01RYDWL06DQWDPEURJLR0'6FLXWR' '\QDPLF5HFRQILJXUDWLRQ&RUH5HORFDWLRQYLD3DUWLDO%LWVWUHDPV )LOWHULQJZLWK0LQLPDO2YHUKHDG System-on-Chip

International Symposium on • 2006

*$V Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on YROQRSS-$SULO

Rkulqjhu '%hfnhu-+ljk Shuirupdqfh Uhfrqiljxudeoh P Rq
*$V Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), 2010 IEEE International Symposium on YROQRSS-$SULO

3UR)3*$V,QProceedings of the 3rd Conference on Computing Frontiers

3UR)3*$V,QProceedings of the 3rd Conference on Computing Frontiers

5LHVJR 7$ 0RGXODU 3HULSKHUDO WR 6XSSRUW 6elf-5HFRQILJXUDWLRQ LQ 6R&V Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference

whur $ 0rudohv-&dv $ 3ruwlood Ghod7ruuh
5LHVJR 7$ 0RGXODU 3HULSKHUDO WR 6XSSRUW 6elf-5HFRQILJXUDWLRQ LQ 6R&V Digital System Design: Architectures, Methods and Tools (DSD), 2010 13th Euromicro Conference

6DYH DQG 5HVWRUHRI+DUGZDUH7DVNVRQ3DUWLDOO\5HFRQILJXUDEOH )3*$V Field- Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on YRO QR SS -$SULO

6DYH DQG 5HVWRUHRI+DUGZDUH7DVNVRQ3DUWLDOO\5HFRQILJXUDEOH )3*$V Field- Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual International Symposium on YRO QR SS -$SULO

LOLQ[ 9LUWH[ )3*$V Adaptive Hardware and Systems (AHS), 2013 NASA/ESA Conference on

Eudklp $ %hqnulg Wxueh ; &kxdq +rqj 0xowlsoh-Clone Configuration Of
LOLQ[ 9LUWH[ )3*$V Adaptive Hardware and Systems (AHS), 2013 NASA/ESA Conference on

Programmable Logic and Applications (FPL), 2010 International Conference on YRO QR SS $XJ -6HSW

Zln rpl\dpd + +rqgd 6 7dndgd + $ 1ryho 0hfkdqlvp Iru (, Field
Programmable Logic and Applications (FPL), 2010 International Conference on YRO QR SS $XJ -6HSW

SORLWLQJ3DUWLDOO\ Reconfigurable FPGAs for Situation-%DVHG5HFRQILJXUDWLRQLQ

Dufld $ * Rugrq-5rvvdqg Hrujh
SORLWLQJ3DUWLDOO\ Reconfigurable FPGAs for Situation-%DVHG5HFRQILJXUDWLRQLQ

WHUQDO %LWVtream Relocation for Partial '\QDPLF 5HFRQILJXUDWLRQ Very Large Scale Integration (VLSI) Systems, IEEE Transactions on YRO QR SS-1RY

Qwhuqdo ruehwwd60rudqgl01rydwl06dqwdpeurjlr0 '6flxwr '6sro, Dqg
WHUQDO %LWVtream Relocation for Partial '\QDPLF 5HFRQILJXUDWLRQ Very Large Scale Integration (VLSI) Systems, IEEE Transactions on YRO QR SS-1RY

Similar Papers

Loading similar papers…