A high-voltage output driver in a standard 2.5 V 0.25 /spl mu/m CMOS technology

@article{Serneels2004AHO,
  title={A high-voltage output driver in a standard 2.5 V 0.25 /spl mu/m CMOS technology},
  author={Bert Serneels and Tim Piessens and M. Stepert and Wim Dehaene},
  journal={2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)},
  year={2004},
  pages={146-518 Vol.1}
}
A robust 7.5 V output driver is realized in standard 2.5 V 0.25 /spl mu/m CMOS. The chip delivers an output swing of 6.46 V to a 50 /spl Omega/ load with a 10 MHz input square wave. A dual-tone PWM signal at 70 kHz and 250 kHz results in an IM3 of -65 dBm. The on-resistance is 5.9 /spl Omega/. 

Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 14 CITATIONS

A Multiphase Switched Capacitor Power Amplifier

  • IEEE Journal of Solid-State Circuits
  • 2017
VIEW 1 EXCERPT
CITES BACKGROUND

A High-Voltage-Tolerant and Precise Charge-Balanced Neuro-Stimulator in Low Voltage CMOS Process

  • IEEE Transactions on Biomedical Circuits and Systems
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

A Quadrature Switched Capacitor Power Amplifier

  • IEEE Journal of Solid-State Circuits
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

A 12-V charge pump-based square wave driver in 65-nm CMOS technology

  • 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

A compact stacked-device output driver in low-voltage CMOS Technology

  • 2014 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2014
VIEW 2 EXCERPTS
CITES BACKGROUND

A bipolar >40-V driver in 45-nm SOI CMOS technology

  • Proceedings of the IEEE 2013 Custom Integrated Circuits Conference
  • 2013
VIEW 1 EXCERPT
CITES BACKGROUND

Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes

Ming-Dou Ker, Chang-Tzu Wang
  • IEEE Transactions on Device and Materials Reliability
  • 2009