A high-throughput FPGA architecture for parallel connected components analysis based on label reuse

@article{Klaiber2013AHF,
  title={A high-throughput FPGA architecture for parallel connected components analysis based on label reuse},
  author={Michael Klaiber and Donald G. Bailey and Silvia Ahmed and Yousef Baroud and Sven Simon},
  journal={2013 International Conference on Field-Programmable Technology (FPT)},
  year={2013},
  pages={302-305}
}
A memory efficient architecture for single-pass connected components analysis suited for high throughput embedded image processing systems is proposed which achieves a high throughput by partitioning the image into several vertical slices processed in parallel. The low latency of the architecture allows reuse of labels associated with the image objects. This reduces the amount of memory by a factor of more than 5 compared to previous work. This is significant, since memory is a critical… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 12 CITATIONS

A GPU-Accelerated Approach for Feature Tracking in Time-Varying Imagery Datasets

  • IEEE Transactions on Visualization and Computer Graphics
  • 2017
VIEW 1 EXCERPT

References

Publications referenced by this paper.
SHOWING 1-10 OF 10 REFERENCES

Optimised single pass connected components analysis

  • 2008 International Conference on Field-Programmable Technology
  • 2008
VIEW 8 EXCERPTS
HIGHLY INFLUENTIAL

A scalable parallel hardware architecture for connected component labeling

  • 2010 IEEE International Conference on Image Processing
  • 2010
VIEW 1 EXCERPT

Development of a FPGA based real-time blob analysis circuit

J. Trein, A. T. Schwarzbacher, B. Hoppe, K. Noffz, T. Trenschel
  • Irish Signals and Systems Conference, Sept. 2007, pp. 121–126.
  • 2007
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…