A high-speed layered min-sum LDPC decoder for error correction of NAND Flash memories

  title={A high-speed layered min-sum LDPC decoder for error correction of NAND Flash memories},
  author={Jonghong Kim and Junhee Cho and Wonyong Sung},
  journal={2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)},
NAND Flash memory controllers need to equip strong and high speed error correction blocks as the cell size scales down and multi-level cell technology is employed. We have developed an LDPC (low-density parity-check) decoder for NAND Flash memory error correction, and implemented it using a layered min-sum decoding architecture. A shortened (69615, 66897) regular EG-LDPC code that has the code rate of 96% is used, which has a good minimum distance and quasi-cyclic structure. In order to… CONTINUE READING
Highly Cited
This paper has 26 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 20 extracted citations

FPGA accelerator of Quasi cyclic EG-LDPC codes decoder for NAND flash memories

2013 Conference on Design and Architectures for Signal and Image Processing • 2013
View 6 Excerpts
Highly Influenced

A low-complexity LDPC decoder for NAND flash applications

2014 IEEE International Symposium on Circuits and Systems (ISCAS) • 2014
View 4 Excerpts
Highly Influenced

A Shuffled-Based Iterative Demodulation and Decoding Scheme for Ldpc Coded Flash Memory

2018 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP) • 2018
View 1 Excerpt

A Joint Decoding Strategy of Non-binary LDPC Codes Based on Retention Error Characteristics for MLC NAND Flash Memories

2016 Sixth International Conference on Instrumentation & Measurement, Computer, Communication and Control (IMCCC) • 2016
View 1 Excerpt

An IDD receiver of LDPC coded modulation scheme for flash memory applications

2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) • 2016
View 1 Excerpt

LDPC Decoding Mappings That Maximize Mutual Information

IEEE Journal on Selected Areas in Communications • 2016
View 1 Excerpt


Publications referenced by this paper.
Showing 1-6 of 6 references

Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories

2006 IEEE Workshop on Signal Processing Systems Design and Implementation • 2006
View 1 Excerpt

A reduced complexity decoder architecture via layered decoding of LDPC codes

IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004. • 2004
View 1 Excerpt

high-capacity memory

R. Dan, R. Singe, Implementing MLC NAND Flash memory for cost-effective
M-Systems, Sep. • 2003

Low-density parity-check codes

IRE Trans. Information Theory • 1962
View 1 Excerpt

Similar Papers

Loading similar papers…