A high-speed and decentralized arbiter design for NoC

  title={A high-speed and decentralized arbiter design for NoC},
  author={Yun-Lung Lee and Jer-Min Jou and Yen-Yu Chen},
  journal={2009 IEEE/ACS International Conference on Computer Systems and Applications},
As a basic block of a multi-switching-and-processing system, fast and fair arbiters are critical to the efficiency of multi-core computing units, high-speed crossbar switches and routers, which are the key to the performance of on-chip networking/computing in a SoC and NoC. In this paper, a High-Speed and Decentralized Round-robin Arbiter (HDRA) is presented. Unlike the conventional round-robin arbiters, the HDRA design, based on a de-centralized structure, is fast with only O(log4N) in… CONTINUE READING
Highly Cited
This paper has 29 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 10 extracted citations

Index-Based Round-Robin Arbiter for NoC Routers

2015 IEEE Computer Society Annual Symposium on VLSI • 2015
View 7 Excerpts
Highly Influenced

Ping-lock round robin arbiter

View 3 Excerpts
Method Support

Design of configurable power efficient 2-dimensional crossbar switch for network-on-chip(NoC)

2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT) • 2016
View 2 Excerpts

Dynamic virtual channel and index-based arbitration based Network on Chip router architecture

2016 International Conference on High Performance Computing & Simulation (HPCS) • 2016
View 1 Excerpt
Method Support

Fair Access to External Memory for Chip-multiprocessor

2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum • 2012
View 1 Excerpt

Performance evaluation of scheduling algorithms in network on chip

2011 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC) • 2011
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 11 references