A high-speed FFT processor for OFDM systems

@inproceedings{Son2002AHF,
  title={A high-speed FFT processor for OFDM systems},
  author={Byung S. Son and Byung G. Jo and Myung Hoon Sunwoo and Yong Serk Kim},
  booktitle={ISCAS},
  year={2002}
}
This paper proposes a high-speed FFT processor for orthogonal frequency-division multiplexing (OFDM) systems. The proposed architecture uses a single-memory for a small hardware size and uses a radix-4 algorithm for high speed. Its memory is partitioned into four banks for high-speed computation. It uses an in-place memory strategy that stores butterfly outputs in the same memory location used by butterfly inputs. The architecture has been modeled by VHDL and logic synthesis has been performed… CONTINUE READING
Highly Cited
This paper has 36 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 16 extracted citations

Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2012
View 8 Excerpts
Highly Influenced

The Unified Discrete Fourier-Hartley Transforms Processor

2006 International Symposium on Communications and Information Technologies • 2006
View 4 Excerpts
Highly Influenced

A Novel Low-Complexity VLSI Architecture for an EEG Feature Extraction Platform

2018 21st Euromicro Conference on Digital System Design (DSD) • 2018
View 1 Excerpt

A novel algorithm for sparse FFT pruning and its applications to OFDMA technology

2014 IEEE 33rd International Performance Computing and Communications Conference (IPCCC) • 2014
View 1 Excerpt

A high-throughput, adaptive FFT architecture for FPGA-based space-borne data processors

2010 NASA/ESA Conference on Adaptive Hardware and Systems • 2010
View 1 Excerpt

A matrix-vector based approach to FFT implementations

2009 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT) • 2009
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 14 references

A low power, high performance, 1024-point FFT processor,

B. M. Bass
IEEE J. Solid-State Circuits, • 1999
View 1 Excerpt

A pipelined sharedmemory architecture for FFT procesror

SI L. Jia, Y. Gao, H. Tenhunm
Proc . IEEE 42 nd Midwest Symp . Circuits Syst . • 1999

Chanp,, “A novel DHT-based FFT/IFFT processor for ADSL transceivers,

C.H.C.L. Wang
in Proc. IEEE Int. Symp. Circuits Sysr., • 1999

Tenhunm, “A pipelined sharedmemory architecture for FFT procesror,

SI L. Jia, Y. Gao
in Proc. IEEE 42nd Midwest Symp. Circuits Syst., • 1999