A high performance FPGA implementation of DES

@article{McLoone2000AHP,
  title={A high performance FPGA implementation of DES},
  author={M{\'a}ire McLoone and John V. McCanny},
  journal={2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528)},
  year={2000},
  pages={374-383}
}
  • M. McLoone, J. McCanny
  • Published 11 October 2000
  • Computer Science
  • 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528)
FPGAs have proven to be very effective and efficient devices on which to implement encryption algorithms. They perform at much faster data-rates and provide better security than equivalent software implementations. They also provide more flexibility than ASIC implementations. This paper presents a high performance silicon intellectual property (IP) core for the data encryption standard (DES) encryption algorithm. The 16-stage pipelined DES design runs at an encryption rate of 3.87 Gbits/s using… 

Figures and Tables from this paper

High-Throughput and Area-Efficient FPGA Implementations of Data Encryption Standard (DES)
TLDR
This paper proposes modifications on the fastest DES design reported in the literature and achieve 1.1 times higher speed, and introduces an 8-stage pipelined design that needs only 0.75 times the registers and consumes 0.65 times the power of a similar 16-stages pipelining design.
Design of DES encryption algorithm as bundleddata asynchronous pipeline using FPGA
TLDR
The proposed asynchronous implementation of the data encryption standard (DES) in FPGA, in the asynchronous pipeline style, obtained the average increase of 14.9% in throughput and the average reduction of 66.3% in latency.
A Design and Implementation of High-Speed 3DES Algorithm System
  • Yang Jun, Li Na, Ding Jun
  • Computer Science
    2009 Second International Conference on Future Information Technology and Management Engineering
  • 2009
TLDR
The principle of 3DES encryption algorithm and the detailed description of the algorithm design and implementation on FPGA, which uses a single S-box to replace the original eight S-boxes, is introduced.
SMART AS A CRYPTOGRAPHIC PROCESSOR
SMaRT is a 16-bit 2.5-address RISC-type single-cycle processor, which was recently designed and successfully mapped into a FPGA chip in our ECE department. In this paper, we use SMaRT to run the
Design and implementation of data encryption for networked control systems
TLDR
The DES algorithm, the hardware and software design of the DES hardware encryption system based on the DES encryption algorithm and FPGA (Field Programmable Gate Array) and an experiment of a networked DC motor speed control based on DES is described.
Survey of FPGA applications in the period 2000 – 2015 (Technical Report)
TLDR
An overview of the different topics FPGAs have been used for in the last 15 years of research and why they have been chosen over other processing units like e.g. CPUs is provided.
Software and hardware design of a multi-cipher cryptosystem
TLDR
A multi-cipher Cryptosystem (MCC) which enables a cryptosystem to use multiple cipher algorithms concurrently in a session of communication and when the number of crypto-processors in MCC meets the requirements of pipelined scheduling, the throughput can reach its maximum value.
Efficient Rijndael implementation for high-speed optical networks
  • J. Rejeb, V. Ramaswamy
  • Computer Science
    10th International Conference on Telecommunications, 2003. ICT 2003.
  • 2003
TLDR
It is found that the implementation using standard cell libraries provides much faster encryption rate compared to the reported FPGA and software approach hence it can be deployed in high-speed optical networks.
Hybrid AES-DES Block Cipher : Implementation using Xilinx ISE 9 . 1 i
TLDR
The concept of hybridizing the AES and DES standards is introduced and the name “Hybrid” implies that this encryption algorithm has built in features which have been inherited from either of the constituent standards.
...
1
2
3
...

References

SHOWING 1-10 OF 12 REFERENCES
A case study of partially evaluated hardware circuits: Key-specific DES
TLDR
By applying partial evaluation to DES on a Xilinx XC4000 series device, the CLB usage is reduced by 45% and the encryption bandwidth is improved by 35%.
A single-chip FPGA implementation of the data encryption standard (DES) algorithm
This paper describes a single-chip implementation of the data encryption standard (DES) using Xilinx XC4000 series field programmable gate array technology under the XACTstep design flow integration
Fast DES Implementation for FPGAs and Its Application to a Universal Key-Search Machine
TLDR
This work designed, implemented and compared various architecture options of DES, using the Data Encryption Standard as an example algorithm, and found that it could achieve encryption rates beyond 400 Mbit/s using a standard Xilinx FPGA.
High Performance DES Encryption in Virtex(tm) FPGAs Using Jbits(tm)
TLDR
A JBits implementation of the Data Encryption Standard (DES) algorithm in a Virtex FPGA with a throughput of over 10 Gigabits per second, which exceeds the performance of a recently announced DES ASIC.
High performance DES encryption in Virtex/sup TM/ FPGAs using JBits/sup TM/
  • C. Patterson
  • Computer Science
    Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871)
  • 2000
TLDR
A JBits implementation of the Data Encryption Standard (DES) algorithm in a Virtex FPGA with a throughput of over 10 Gigabits per second, which exceeds the performance of a recently announced DES ASIC.
An FPGA implementation and performance evaluation of the Serpent block cipher
TLDR
This contribution investigates the significance of an FPGA implementation of Serpent, one of the Advanced Encryption Standard candidate algorithms, and finds that Serpent can be implemented with encryption rates beyond 4 Gbit/s on current FPGAs.
A Fast New DES Implementation in Software
TLDR
A new optimized standard implementation of DES on 64-bit processors is described, which is about twice faster than the fastest known standard DES implementation on the same processor.
Securing Asynchronous Transfer Mode Networks
TLDR
A design for a secure ATM network, and a detailed analysis on the feasibility of using recon gurable hardware to implement algorithm agility, which appears to be a highly interesting area within high speed network security.
Basic Methods of Cryptography
TLDR
This book will be of value to advanced students and researchers involved in data protection and information processing, especially electrical engineers and people working in informatics and computer science.
Handbook of Applied Cryptography
From the Publisher: A valuable reference for the novice as well as for the expert who needs a wider scope of coverage within the area of cryptography, this book provides easy and rapid access of
...
1
2
...