A high performance 0.25 mu m CMOS technology

@article{Davari1988AHP,
  title={A high performance 0.25 mu m CMOS technology},
  author={B. Davari and W. Chang and M. Wordeman and C. S. Oh and Y. Taur and K. Petrillo and D. Moy and J. Bucchignano and H. Ng and M. Rosenfield and F. Hohn and M. Rodr{\'i}guez},
  journal={Technical Digest., International Electron Devices Meeting},
  year={1988},
  pages={56-59}
}
  • B. Davari, W. Chang, +9 authors M. Rodríguez
  • Published 1988
  • Physics
  • Technical Digest., International Electron Devices Meeting
  • A high-performance 0.25- mu m CMOS (complementary metal oxide semiconductor) technology with a reduced operating voltage of 2.5 V is presented. A loaded ring oscillator (NAND FI=FO=3. C/sub w/=0.2 pF) delay per stage of 280 ps achieved (W/sub eff//L/sub eff/=15 mu m/0.25 mu m), which is a 1.7 X improvement over 0.5- mu m CMOS technology. At shorter channel lengths (0.18 mu m), a CMOS stage delay of 38 ps for unloaded inverter ring oscillators and 185 ps for loaded NAND are demonstrated. A… CONTINUE READING
    26 Citations
    HSST BiCMOS technology with 26 ps ECL and 45 ps 2 V CMOS inverter
    • 26
    An ultra-low power 0.1 /spl mu/m CMOS
    • 22
    Towards VLSI GaAs heterostructure FET integrated circuits
    • A. I. Akinwande
    • Physics
    • International Technical Digest on Electron Devices Meeting
    • 1989
    • 3
    Computer-aided design and scaling of deep submicron CMOS
    • 1
    Deep-submicron CMOS warms up to high-speed logic
    • A. Masaki
    • Computer Science
    • IEEE Circuits and Devices Magazine
    • 1992
    • 15
    Submicrometer salicide CMOS devices with self-aligned shallow/deep junctions
    • 8
    Power supply noise analysis methodology for deep-submicron VLSI chip design
    • 222
    • PDF

    References

    SHOWING 1-4 OF 4 REFERENCES
    Design methodology for deep submicron CMOS
    • 20
    The impact of intrinsic series resistance on MOSFET scaling
    • K.K. Ng, W. Lynch
    • Physics, Engineering
    • IEEE Transactions on Electron Devices
    • 1987
    • 128
    Source—Drain contact resistance in CMOS with self-aligned TiSi2
    • 49
    High Speed CMOS Structure with Optimized Gate Work Function
    • 7