A high-level synthesis and verification tool for fixed to floating point conversion

@article{Aslan2012AHS,
  title={A high-level synthesis and verification tool for fixed to floating point conversion},
  author={Semih Aslan and Erdal Oruklu and Jafar Saniie},
  journal={2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)},
  year={2012},
  pages={908-911}
}
A flexible and efficient fixed to floating point conversion tool is presented for digital signal processing and communication systems. Fixed point numbers are heavily used in digital systems because they require less hardware, verification time and design effort compared to floating point number systems. However, floating point numbers offer better precision. Some digital designs may use a hybrid number system wherein fixed and floating point numbers can be used together to improve accuracy… CONTINUE READING
4 Citations
9 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-9 of 9 references

Synopsys

  • Synopsys
  • 2012. [Online]. Available: http://www.synopsys…
  • 2012
Highly Influential
3 Excerpts

Beming, 3G Evolution, Second Edition: HSPA and LTE for Mobile Broadband

  • E. Dahlman, S. Parkvall, J. Skold
  • 2008
2 Excerpts

IEEE Std 754-2008 (Revision of IEEE Std 754-1985)

  • M. Standards
  • IEEE Standard for Floating-Point Arithmetic,
  • 2008
2 Excerpts

3rd Generation Partnership Project; Technical Specification Group Radio Access Networks; Requirements for Support of Radio Resource Management (FDD) (Release 5)

  • 3gpp.org
  • 2002.
  • 2002
1 Excerpt

Similar Papers

Loading similar papers…