A high density, low leakage, 5T SRAM for embedded caches

Abstract

This paper describes an embedded high density 128 Kb memory, utilizing a 5-transistor (5T) single bitline SRAM cell in a standard 0.18 /spl mu/m CMOS technology. The 5T-SRAM cell allows writing of '1', when the voltage at its single bitline is at Vcc. As a consequence, for a nondestructive read operation, the bitline is precharged to a voltage Vpc=600 mV… (More)

13 Figures and Tables

Topics

Statistics

01020'05'06'07'08'09'10'11'12'13'14'15'16'17'18
Citations per Year

66 Citations

Semantic Scholar estimates that this publication has 66 citations based on the available data.

See our FAQ for additional information.

  • Presentations referencing similar topics