A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates
@article{Chowdhury2008AHS, title={A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates}, author={S. Chowdhury and A. Banerjee and Aniruddha Roy and H. Saha}, journal={World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering}, year={2008}, volume={2}, pages={2244-2250} }
The paper proposes the novel design of a 3T XOR gate combining complementary CMOS with pass transistor logic. The design has been compared with earlier proposed 4T and 6T XOR gates and a significant improvement in silicon area and power-delay product has been obtained. An eight transistor full adder has been designed using the proposed three-transistor XOR gate and its performance has been investigated using 0.15 m and 0.35 m technologies. Compared to the earlier designed 10 transistor full… CONTINUE READING
Figures, Tables, and Topics from this paper
106 Citations
A High Speed Full Adder Circuit using 3 Transistor XOR Gates for Arithmetic Operations of VLSI System
- 2015
- Highly Influenced
- PDF
Design of a novel low power 8-transistor 1-bit full adder cell
- Computer Science
- Journal of Zhejiang University SCIENCE C
- 2011
- 28
Ultra low-power high-speed single-bit hybrid full adder circuit
- Computer Science
- 2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT)
- 2017
- 4
Design Of Area Efficient And Low Power 4-Bit Multiplier Based On Full- swing GDI technique
- Computer Science
- 2019 International Conference on Innovative Trends in Computer Engineering (ITCE)
- 2019
- 2
- PDF
References
SHOWING 1-10 OF 33 REFERENCES
Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates
- Computer Science
- 2002
- 317
The novel efficient design of XOR/XNOR function for adder applications
- Computer Science
- ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357)
- 1999
- 39
Design and analysis of 10-transistor full adders using novel XOR-XNOR gates
- Computer Science
- WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000
- 2000
- 72
A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design
- Engineering, Computer Science
- IEEE Transactions on Circuits and Systems I: Regular Papers
- 2007
- 225
A 14-transistor CMOS full adder with full voltage-swing nodes
- Computer Science
- 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)
- 1999
- 131
A low power 10-transistor full adder cell for embedded architectures
- Engineering, Computer Science
- ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
- 2001
- 90
An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit
- Computer Science
- Microelectron. J.
- 2004
- 49
- PDF
New 4-transistor XOR and XNOR designs
- Computer Science
- Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)
- 2000
- 92
A novel low power energy recovery full adder cell
- Computer Science
- Proceedings Ninth Great Lakes Symposium on VLSI
- 1999
- 238
- PDF