A hardened network-on-chip design using runtime hardware Trojan mitigation methods

@article{Frey2017AHN,
  title={A hardened network-on-chip design using runtime hardware Trojan mitigation methods},
  author={Jonathan Frey and Q. Yu},
  journal={Integr.},
  year={2017},
  volume={56},
  pages={15-31}
}
  • Jonathan Frey, Q. Yu
  • Published 2017
  • Computer Science
  • Integr.
  • Due to the globalized semiconductor business model, malicious hardware modifications, known as hardware Trojans (HTs), have risen up as a big concern for chip security. HT detection and mitigation methods for general integrated circuits have been investigated in the past decade. However, the majority of the existing efforts are not customized for HTs in Networks-on-Chip (NoCs). To complement the firmware and software level methods for rogue NoCs detection, we propose countermeasures to harden… CONTINUE READING

    Figures, Tables, and Topics from this paper.

    Explore key concepts

    Links to highly relevant papers for key concepts in this paper:

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 16 CITATIONS

    EETD: An Energy Efficient Design for Runtime Hardware Trojan Detection in Untrusted Network-on-Chip

    VIEW 9 EXCERPTS
    CITES METHODS & BACKGROUND
    HIGHLY INFLUENCED

    Protecting Communication in Many-Core Systems against Active Attackers

    VIEW 1 EXCERPT
    CITES METHODS

    On a New Hardware Trojan Attack on Power Budgeting of Many Core Systems

    VIEW 1 EXCERPT
    CITES BACKGROUND

    A Bandwidth-Aware Authentication Scheme for Packet-Integrity Attack Detection on Trojan Infected NoC

    • Mubashir Hussain, Hui Guo
    • Computer Science
    • 2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)
    • 2018
    VIEW 11 EXCERPTS
    CITES METHODS & BACKGROUND
    HIGHLY INFLUENCED

    Modeling Hardware Trojans in 3D ICs

    • Z. Zhang, Q. Yu
    • Computer Science
    • 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
    • 2019
    VIEW 1 EXCERPT
    CITES BACKGROUND

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 47 REFERENCES

    A Trojan-resistant system-on-chip bus architecture

    VIEW 9 EXCERPTS
    HIGHLY INFLUENTIAL

    Exploiting error control approaches for Hardware Trojans on Network-on-Chip links

    • Q. Yu, Jonathan Frey
    • Computer Science
    • 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)
    • 2013

    Case study: Detecting hardware Trojans in third-party digital IP cores

    Experiences in Hardware Trojan design and implementation

    VIEW 2 EXCERPTS

    New design strategy for improving hardware Trojan detection and reducing Trojan activation time

    VIEW 1 EXCERPT

    Hardware Trojan: Threats and emerging solutions

    VIEW 3 EXCERPTS

    MOLES: Malicious off-chip leakage enabled by side-channels

    VIEW 1 EXCERPT

    Security mechanisms to improve the availability of a Network-on-Chip

    VIEW 10 EXCERPTS
    HIGHLY INFLUENTIAL

    Hybrid-on-chip communication architecture for dynamic MP-SoC protection

    VIEW 2 EXCERPTS