A hard real-time capable multi-core SMT processor

  title={A hard real-time capable multi-core SMT processor},
  author={Marco Paolieri and J{\"o}rg Mische and Stefan Metzlaff and Mike Gerdes and Eduardo Qui{\~n}ones and Sascha Uhrig and Theo Ungerer and Francisco J. Cazorla},
  journal={ACM Trans. Embedded Comput. Syst.},
Hard real-time applications in safety critical domains require high performance and time analyzability. Multi-core processors are an answer to these demands, however task interferences make multi-cores more difficult to analyze from a worst-case execution time point of view than single-core processors. We propose a multi-core SMT processor that ensures a bounded maximum delay a task can suffer due to inter-task interferences. Multiple hard real-time tasks can be executed on different cores… CONTINUE READING
Highly Cited
This paper has 18 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 13 extracted citations


Publications referenced by this paper.
Showing 1-3 of 3 references

RapiTime White Paper

  • http://www.rapitasystems.com/system/files…
  • 2008
Highly Influential
3 Excerpts

Similar Papers

Loading similar papers…