A generic floorplanning methodology

@article{Mortazavi1994AGF,
  title={A generic floorplanning methodology},
  author={Mohammad Mortazavi and Nikolaos G. Bourbakis},
  journal={Proceedings of AUTOTESTCON '94},
  year={1994},
  pages={749-763}
}
One of the important and time consuming stages of design automation is the physical layout design cycle. The physical layout cycle itself consists of several steps, such as partitioning, floorplanning, placement, synthesis, muting and compaction. In this paper, a generic floorplanning methodology is presented. The methodology is based on the hierarchical cooperation of two context-free languages (SCAN and GEOMETRIA). In order to achieve an acceptable planning, the SCAN language defines the… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-4 OF 4 CITATIONS

Image Encryption and Decryption Using SCAN Methodology

  • 2006 Seventh International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT'06)
  • 2006
VIEW 2 EXCERPTS
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 13 REFERENCES

Zaza,"ALADIN: A multilevel testability analyzer for VLSI system Design,

Hurst, Custom VLSI Microelectronics, +5 authors D. Scuito
  • IEEE Tran. on VLSI systems,
  • 1994

Optimal realizations of floorplans [VLSI layout]

  • IEEE Trans. on CAD of Integrated Circuits and Systems
  • 1993

Optimal floorplan area optimization

  • IEEE Trans. on CAD of Integrated Circuits and Systems
  • 1992

A floorplanning algorithm using rectangular Voronoi diagram and force-directed block shaping

  • 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers
  • 1991

" FOLM : A new floorplanner with a frame overlapping floorplan model suitable for S O G type gate arrays "

M. Yamada, T. Mitsuhashi
  • 1990

Floorplanning by topological constraint reduction

  • 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers
  • 1990

Floorplanning with pin assignment

  • 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers
  • 1990

T."FOLM: A new floorplanner with a frame overlapping floorplan model suitable for S O G type gate arrays

reduction, M Proc.ICCADMurofushi, M Yamada, Mitsuhashi
  • Proc. ICCAD-90,
  • 1990

by global optimization with uniform cell

M. Pedram, M. M. Sadowska
  • distribution",Proc. VLSI-89,Munich,
  • 1989