A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET

@article{Hisamoto1989AFD,
  title={A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET},
  author={D. Hisamoto and T. Kaga and Y. Kawamoto and E. Takeda},
  journal={International Technical Digest on Electron Devices Meeting},
  year={1989},
  pages={833-836}
}
  • D. Hisamoto, T. Kaga, +1 author E. Takeda
  • Published 1989
  • Physics
  • International Technical Digest on Electron Devices Meeting
  • A fully depleted lean channel transistor (DELTA) having a gate structure and vertical ultrathin SOI (silicon-on-insulator) structure with selective field oxide is reported. In the deep submicron region, selective oxidation is useful for achieving SOI isolation. It provides a high-quality crystal and a Si-SiO/sub 2/ interface as good as those of conventional bulk single-crystal devices. Using experiments and simulation, it was shown that the gate structure of DELTA has effective channel… CONTINUE READING

    Figures from this paper.

    Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review
    • 268
    • PDF
    Turning silicon on its edge [double gate CMOS/FinFET technology]
    • 347
    CMOS scaling into the nanometer regime
    • 815
    • PDF
    Multiple-gate SOI MOSFETs: device design guidelines
    • 412
    Silicon CMOS devices beyond scaling
    • 365
    • PDF
    22-nm fully-depleted tri-gate CMOS transistors
    • 149

    References

    Publications referenced by this paper.
    SHOWING 1-8 OF 8 REFERENCES
    Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI film
    • 130
    • Highly Influential
    A trench transistor cross-point DRAM cell
    • 46
    • Highly Influential
    High Performance CIDS Surroun din g Gate T rans i s tor (SGT) for UI tra High Dens i ty LSIs
    • 1986
    NEW EFFECTS ISOLATED TRANSISTOR USING SIDE-WALL
    • 1987