A framework for VHDL combining theorem proving and symbolic simulation

  title={A framework for VHDL combining theorem proving and symbolic simulation},
  author={Philippe Georgelin and Dominique Borrione and P. Ostier},
We present the status of an on-going work aiming at introducing symbolic simulation and theorem proving in a design flow that uses conventional description and simulation languages. This paper focuses on the formalization of the cycle simulation semantics of a synchronous subset of VHDL, in the ACL2 logic. The model is executable, and the results of its symbolic simulation can be proven equal to a specified expression. The ACL2 input is produced automatically from the VHDL source, which… CONTINUE READING


Publications referenced by this paper.

A singlechipcif 30hz , h 261 , h 263 , and h 263 + video encoder / decoder with embedded display controller

P. Manolios, J S. Moore
  • 2000

Symbolic simulationand veri cation of VHDL with ACL 2

V. Rodrigues.
  • International Conference on HDL ( HDLCONF '
  • 2000

Borrione . An acl 2 model of vhdlfor symbolic simulation and formal veri cation

P. Georgelin V. Rodrigues, D.
  • 1998