A fine-grained reconfigurable logic array based on double gate transistors

  title={A fine-grained reconfigurable logic array based on double gate transistors},
  author={Paul Beckett},
A fine-grained reconfigurable architecture based on double gate technology is presented. The logic function operating on the first gate of a double gate (DG) transistor is reconfigured by altering the bias on its second gate. A compact reconfigurable cell is proposed that merges two stacked 3-state resonant tunneling devices and non-silicon transistors and “ hides” the cost of reconfiguration by exploiting vertical integration. Each cell in the array can act as logic or interconnect, or both… CONTINUE READING
Highly Cited
This paper has 25 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 19 extracted citations


Publications referenced by this paper.
Showing 1-10 of 51 references

Theoretical Consideration of a New Nanometer Transistor Using Metal/Insulator Tunnel- Junction

  • K. Fujimaru, Hideki Matsumura
  • Japanese Journal of Applied Physics, vol. 35…
  • 1996
Highly Influential
7 Excerpts

Multivalued SRAM Cell Using Resonant Tunneling Diodes

  • S.-J. Wei, H. C. Lin
  • IEEE Journal of Solid-State Circuits, vol. 27, pp…
  • 1992
Highly Influential
4 Excerpts

Clock-cycle Estimation and Test Challenges for Future Microprocessors

  • P. D. Fisher, R. Nesbitt
  • IEEE Circuits and Devices, pp. 37, 1998.
  • 1998
Highly Influential
3 Excerpts

Interconnect Technology for Giga-Scale Integration

  • R. Liu, C-S. Pai
  • presented at 5th International Conference on…
  • 1998
Highly Influential
4 Excerpts

Field Programmable Spin-Logic Realized with Tunnelling-Magnetoresistance Devices

  • R. Richter, H. Boeve, +4 authors J. Wecker
  • Solid-State Electronics, vol. 46, pp. 639-643…
  • 2002
1 Excerpt

Similar Papers

Loading similar papers…