A fast-settling PLL frequency synthesizer with direct frequency presetting

@article{Kuang2006AFP,
  title={A fast-settling PLL frequency synthesizer with direct frequency presetting},
  author={Xiaofei Kuang and Nanjian Wu},
  journal={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers},
  year={2006},
  pages={741-750}
}
A PLL frequency synthesizer with frequency presetting is implemented in a 0.35mum CMOS process and occupies 0.4mm2. The output frequency is between 560 and 820MHz, the supply is 3.3V, the measured settling time is <10mus and the phase noise is -85dBe/Hz at 10kHz offset. The synthesizer can automatically compensate for frequency variation with temperature 

Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 32 CITATIONS

Novel Hybrid Voltage Controlled Ring Oscillators Using Single Electron and MOS Transistors

  • IEEE Transactions on Nanotechnology
  • 2007
VIEW 7 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Some Aspects of Modelling and Simulation of a High Frequency and Fast Settling Time Proportional-Integral-Derivative Controlled Phase-locked Loop

  • 2018 2nd International Conference on Power, Energy and Environment: Towards Smart Technology (ICEPE)
  • 2018
VIEW 3 EXCERPTS
CITES BACKGROUND

A 2.4–3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2017
VIEW 1 EXCERPT
CITES BACKGROUND

A quadrature modulator based scheme for frequency hopping applications

  • 2016 International Conference on Applied Electronics (AE)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

A phase-error cancellation technique for fast-lock PLL

  • 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)
  • 2014
VIEW 3 EXCERPTS
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-3 OF 3 REFERENCES

Fast Settling Frequency Synthesizer with a Discriminator-Aided Phase Detector

C. Y. Yang, S. I. Liu
  • IEEE J. Solid-State Circuits, vol. 35, pp. 1445-1452, Oct., 2000.
  • 2000
VIEW 1 EXCERPT