A fast and area-efficient FPGA-based architecture for high accuracy logarithm approximation


This paper presents a novel hardware architecture for the approximation of the base-2 logarithm of integers at a high accuracy. It is based on a generalized piecewise linear approximation approach, which allows a large number of linear segments to approximate the logarithm function. Contrary to state of the art architectures that utilize up to six linear… (More)


5 Figures and Tables