A fast GDDR5 read CRC calculation circuit with read DBI operation

@article{Yoon2008AFG,
  title={A fast GDDR5 read CRC calculation circuit with read DBI operation},
  author={Sang-Sic Yoon and Bo-Kyeom Kim and Yong-Ki Kim and B. Chung},
  journal={2008 IEEE Asian Solid-State Circuits Conference},
  year={2008},
  pages={249-252}
}
The GDDR5 provides cyclic redundancy check (CRC) function to ensure a high speed operation. The GDDR5 calculates the CRC with read data and transmits the results on error detection code (EDC) pins. This paper presents a scheme to reduce calculation time of CRC when the read data bus inversion (DBI) is enabled. This scheme is applied to GDDR5 product manufactured in 66 nm CMOS process technology and its bandwidth is measured to be greater than 4.0 Gbps on the electric field test. 
3 Citations
2 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-3 of 3 extracted citations

References

Publications referenced by this paper.
Showing 1-2 of 2 references

A low-cost realization of multipleinput exclusive-OR gates, ence and Exhibit

  • Kun-Jin Lin, Cheng-Wen
  • Proceedings of the Eighth Annual IEEE…
  • 1995
2 Excerpts

Zukowski, C, speed parallel CRC circuits in VLSI

  • Pei, T.-B
  • IEEE Transactions on Communications,
  • 1992
2 Excerpts

Similar Papers

Loading similar papers…