A dual precision IEEE floating-point multiplier

  title={A dual precision IEEE floating-point multiplier},
  author={Guy Even and Silvia M. M{\"u}ller and Peter-Michael Seidel},
We present a design of an IEEE oating-point multiplier capable of performing either a double-precision multiplication or a single-precision multiplication. In single-precision the la-tency is two clock cycles and in double-precision the latency is three clock cycles, where each pipeline stage contains roughly fteen logic levels. A single-precision multiplication can be followed immediately by another multiplication of either single or double-precision. A double-precision multiplication requires… CONTINUE READING
Highly Cited
This paper has 38 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 22 extracted citations

Configurable Multimode Embedded Floating-Point Units for FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2011
View 6 Excerpts
Highly Influenced

Comparative performance analysis of multiplexer based single precision floating point multipliers

2017 International conference of Electronics, Communication and Aerospace Technology (ICECA) • 2017

Comparative study on performance of single precision floating point multiplier using vedic multiplier and different types of adders

2016 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT) • 2016


Publications referenced by this paper.
Showing 1-9 of 9 references

A 17 × 69 bit multiply and add unit with redundant binary feedback and single cycle latency

IEEE Symposium on Computer Arithmetic • 1993
View 10 Excerpts
Highly Influenced

Apparatus and method for rounding operands

C. Gamez, R Pang
U.S. patent 5258943, • 1993
View 8 Excerpts
Highly Influenced

167 MHz Radix-4 Floating Point Multiplier

IEEE Symposium on Computer Arithmetic • 1995
View 6 Excerpts
Highly Influenced

Circuitry for rounding in a oating point multiplier

G. Zyner
U.S. patent 5150319 • 1992
View 4 Excerpts
Highly Influenced

Multiplication circuit having rounding function

M. Saishi, T. Minemaru
U.S. patent 5500812 • 1996
View 1 Excerpt

On fast IEEE rounding

N. Quach, N. Takagi, M. Flynn
Technical Report CSL-TR- 91-459, • 1991
View 3 Excerpts

Rounding algorithms for IEEE multipliers

IEEE Symposium on Computer Arithmetic • 1989
View 2 Excerpts

VLSI floating-point processors

1985 IEEE 7th Symposium on Computer Arithmetic (ARITH) • 1985
View 1 Excerpt

Similar Papers

Loading similar papers…