Corpus ID: 2292209

A dual-compensated charge pump with reduced current mismatch

@inproceedings{Lee2010ADC,
  title={A dual-compensated charge pump with reduced current mismatch},
  author={D. Lee and Jeong-Kwang Lee and Hang-Geun Jeong},
  year={2010}
}
  • D. Lee, Jeong-Kwang Lee, Hang-Geun Jeong
  • Published 2010
  • Engineering
  • The charge pump in a phase-locked loop is a key element in determining reference spurs of the VCO output signal. To reduce reference spurs, the current mismatch in the charge pump must be minimized. This paper presents a dual compensation method to reduce the current mismatch. Current matching characteristics can be achieved with less than 0.15% difference in the pump current over the charge pump output voltage range of 0.25-1.45V at 1.8V. The proposed charge pump was realized in a 0.18µm CMOS… CONTINUE READING
    3 Citations

    Figures from this paper

    Design of a CMOS PFD-CP module for a PLL
    • 3
    • Highly Influenced
    A 32–48 Gb/s Serializing Transmitter Using Multiphase Serialization in 65 nm CMOS Technology
    • 23

    References

    SHOWING 1-8 OF 8 REFERENCES
    Reduction of pump current mismatch in charge-pump PLL
    • 88
    Charge pump with perfect current matching characteristics in phase-locked loops
    • 209
    • PDF
    Gain-Boosting Charge Pump for Current Matching in Phase-Locked Loop
    • 60
    • Highly Influential
    Design of high-performance CMOS charge pumps in phase-locked loops
    • W. Rhee
    • Engineering, Computer Science
    • ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)
    • 1999
    • 341
    • PDF
    A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability
    • 135
    Design of Analog CMOS Integrated Circuits
    • 2,537
    • PDF
    Design of Analog CMOS
    • Integrated Circuits, pp. 562-567,
    • 2001