A differentially-tuned CMOS LC VCO for low-voltage full-rate 10 Gb/s CDR circuit

@article{Mukherjee2002ADC,
  title={A differentially-tuned CMOS LC VCO for low-voltage full-rate 10 Gb/s CDR circuit},
  author={Deep Mukherjee and J. Bhattacharjee and J. Laskar},
  journal={2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278)},
  year={2002},
  volume={2},
  pages={707-710 vol.2}
}
A fully-integrated differentially-tuned CMOS LC voltage controlled oscillator (VCO) is presented. The VCO is designed in a 0.13 /spl mu/m standard digital CMOS process with a 1.2 V supply. It achieves a phase noise of -99 dBc/Hz at 1 MHz offset from a carrier frequency of 10 GHz and has a tuning range of 3.7 GHz with the core consuming only 3.6 mW of DC power. This satisfies the requirements of clock-and-data-recovery (CDR) circuits for 10 gigabit optical communication systems. This paper also… CONTINUE READING
4 Citations
6 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-6 of 6 references

A IO-Gb/s CMOS clock and recovery circuit with a half-rate linear phase-detector," IEEEJSSC

  • I. Savoj, B.Razavi
  • vol. 36,
  • 2001

A lOGbls 16:l multiplexer and lOGHz Clock Synthesizer in 0.25pm SiGe BiCMOS,

  • H. Cong
  • 2001

A 1.8V 3mw 16.8GHz frequency divider in 0.25Nm CMOS,

  • HongMo Wang
  • ISSCC. Dig., pp. 196197,
  • 2000

Fully integrated 5.35-GHz CMOS VCOs and Prescalars,

  • C- M. Hung
  • 1999

Similar Papers

Loading similar papers…