A combinational logic implementation of S-box of AES

  title={A combinational logic implementation of S-box of AES},
  author={P. V. Sriniwas Shastry and Anuja Agnihotri and Divya Kachhwaha and Jayasmita Singh and M. S. Sutaone},
  journal={2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)},
This paper presents a combinational logic based Rijndael S-box implementation for the SubByte transformation on ASIC. Combinational implementation of S-box results in low cost, small area occupancy and high throughput as compared to the typical ROM based lookup table implementation with fixed and unbreakable access time. S-box has been implemented using 0.18µm CMOS standard cell library at 1.62V and runs at clock frequency of 71.43MHz. We could achieve throughput of 571.5Mbps with core… CONTINUE READING


Publications citing this paper.
Showing 1-7 of 7 extracted citations

High performance hardware implementation of AES using minimal resources

2013 International Conference on Intelligent Systems and Signal Processing (ISSP) • 2013
View 3 Excerpts
Highly Influenced

An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA

Microprocessors and Microsystems - Embedded Hardware Design • 2015
View 1 Excerpt

Process variation verification of low-power secure CSSAL AES S-box circuit

2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS) • 2014
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 14 references

Using a pipelined S-box in compact AES hardware implementations

Proceedings of the 8th IEEE International NEWCAS Conference 2010 • 2010
View 1 Excerpt

A Low-Cost S-box for the Advanced Encryption Standard Using Normal Basis

Mehran Mozaffari-Kermani, Arash Reyhani-Masoleh
IEEE International Conference on ElectrolInformation Technology, • 2009
View 2 Excerpts

A high-throughput cost-effective ASIC implementation of the AES Algorithm

2009 IEEE 8th International Conference on ASIC • 2009
View 1 Excerpt

Heys . " A compact ASIC implementation of the advanced encryption standard with concurrent error detection . "

Yibo Fan, Yukiyasu Tsunoo Takeshi Ikenaga, Satoshi Goto

Efficient Implementation of AES IP

APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems • 2006
View 1 Excerpt

Similar Papers

Loading similar papers…